资源与支持

SiFive 博客

来自 RISC-V 专家的最新洞察与深度技术解析

June 25, 2019

Three New Core Series Now Available in SiFive Core Designer

SiFive Core Designer (SCD) unlocks new possibilities by enabling engineers to explore the architectural design space of a CPU. With our Software-as-a Service (SaaS) application, customers can create and customize RISC-V core IP -- from their laptops.

Working within a Core Series (a “class” of Core paired with a specific microarchitecture) customers can rapidly create a range of cores at different design points, run software applications on FPGA bitstreams, simulate with RTL, and ultimately determine the best custom silicon for their product. Explore SiFive Core Designer.

INTRODUCING QUARTERLY UPDATES

Today we are announcing the SiFive Quarterly Update Program, which is designed to “stream” SiFive’s latest innovations and features to customers. With today’s Q2 2019 engineering update, we’re expanding the available Core Series in SiFive Core Designer and adding a number of compelling new core IP features.

ADDING THREE NEW CORE SERIES TO SCD

With the addition of the E7, S7, and S2 Core Series to SiFive Core Designer, E and S cores (32-bit and 64-bit embedded cores, respectively) can be customized across all SiFive microarchitectures. U cores (64-bit application cores) will be added to SCD in a subsequent quarterly update.

Graphic

7 Series: E7, S7

With an 8-stage, dual-issue superscalar pipeline and a scalable throughput provided by 8 cores per cluster, the 7 Series is SiFive’s highest-performance microarchitecture. Read more about the 7 Series.

The E7 and S7 Core Series offer 32-bit and 64-bit embedded processors targeting applications that require high performance while maintaining energy efficiency.

2 Series: S2

Edge SoCs (System on Chip) face the diverse requirements of real-time latency, deterministic capability, and stringent power constraints. The 2 Series enables SoCs to have an always-on, low power CPU that can be combined with high-performance CPUs that switch on only when applications demand performance, such as in voice-activated smart devices. The 2 Series can be configured to be as small as just 13,500 gates (in RV32E form).

The S2 Core Series brings a 64-bit architecture to SiFive’s smallest microcontrollers. An S2 core is just half the size of a similarly configured S5 core. Read more about the S2 Core Series.

NEW CORE IP FEATURES

This quarter, we’ve rolled in a new set of core IP features, which are available and configurable from SiFive Core Designer.

New to all Core Series:

  • SCIE (SiFive Custom Instruction Extension): Add RISC-V-compatible custom instructions

New to 2 Series:

  • RV32E (RISC-V ISA Extension): Create a minimal E2 core (as small as 13.5k gates)
  • μInstruction Cache: More efficient performance in memory-constrained designs

New to 3, 5 Series:

  • Multicore: Choose up to 8 cores
  • Floating Point: Single-precision and double-precision FP
  • L2 Cache: optional second-level cache

New to 7 Series:

  • Multicore: Choose up to 8 cores
  • Fast IO: Maximizes IO throughput
  • DLS (Data Local Store): Quick memory access for the Data Bus
  • ITIM (Instruction Tightly-Integrated Memory): Quick memory access for the Instruction Bus

Read more about core IP features included in the Q2 engineering update.

ENHANCED CORE DESIGNER DEVELOPMENT KIT

We’ve included the Freedom E SDK (and Freedom Metal software examples) in every custom core Development Kit built by the Core Designer. As part of the Q2 engineering update, we’ve added the following examples:

  • Benchmarks: Dhrystone and Coremark examples permit replication of SiFive benchmark scores
  • Multicore Hello: Demonstrates booting a multicore target
  • User Mode: Demonstrates entering user-mode via Freedom Metal API calls

Now, along with Freedom Studio, our Eclipse-based IDE, it’s never been easier to develop software for cores built by SiFive Core Designer. Read more about our software toolchain in the Q2 engineering update software blog.

SIFIVE SHIPS -- EVERY QUARTER

Rolling up SiFive’s products into a single update each quarter ensures that customers receive a complete end-to-end hardware/software development experience that regularly delivers innovation. We’re looking forward to shipping powerful new features in SiFive Core Designer as part of the Q3 2019 engineering update.

Amy Lindburg
Amy Lindburg
Director of Product Management

Read more Insights from the RISC-V Experts

SiFive Performance™ P570 Gen 3 深度解析:面向下一代消费级与商用应用的高性能能效设计
最新文章
SiFive Performance™ P570 Gen 3 深度解析:面向下一代消费级与商用应用的高性能能效设计
SiFive 的核心是 RISC-V,这是 SiFive 创始人在公司成立 5 年前发明的指令集架构 (ISA)。SiFive 正持续演进基于 RISC-V 的 IP 基础模块,重新定义并推动各类计算平台的普及化发展。在技术领域,演进并非一串随机变化的时间线,而是一系列精心规划、环环相扣的里程碑。每一步演进都会创造一系列新的环境条件,从而推动下一次更复杂的跨越成为必然。要赢得这场竞赛,关键在于具备适应变化的灵活性与持续创新能力,而这两点正是 SiFive 与 RISC-V 的核心价值观所在。
P570 Gen 3:系统视角
最新文章
P570 Gen 3:系统视角
然而,CPU 的需求横跨性能、功耗和成本等多个维度。在某些细分市场中,需要在不同的功耗与成本约束下实现性能提升。基于这类 CPU 的系统需要可信赖的产品路线图,才能切实交付新的系统能力。尽管部分供应商已退出“低端市场”,SiFive 仍坚持在整条性能曲线上持续创新。本次发布的 P570 Gen 3 Performance IP,旨在为中低端、具备 Linux 能力的系统提供显著的性价比与能效比提升。
全力投入:开启增长新篇章
最新文章
全力投入:开启增长新篇章
我们自信地宣布公司发展历程中最重要的里程碑之一:完成 4 亿美元 的融资。本轮融资由 Atreides Management 领投,其他顶级投资机构\*包括 Apollo Global Management、NVIDIA(英伟达)、Point72 Turion 和 T. Rowe Price Investment Management, Inc.,以及现有投资者 Prosperity7 Ventures 和 Sutter Hill Ventures 参投。此次融资使公司估值达到 36.5 亿美元,并将加速 SiFive 的 RISC-V CPU 及 AI IP 解决方案推向数据中心和 AI 基础设施市场的核心地带。