资源与支持

SiFive 博客

来自 RISC-V 专家的最新洞察与深度技术解析

March 04, 2020

The RISC-V Revolution is Going Strong in Ahmedabad

As part of our ongoing effort to spread knowledge about the RISC-V ISA around the globe, we hosted a two-day long RISC-V Symposium/Workshop in the ancient city of Ahmedabad, India. The event was co-hosted by Nirma University at their campus at Ahmedabad.

The first day of the event was the symposium portion, and it was attended by students of various universities, research scholars, and many prominent industrial experts from Ahmedabad. Anand Bariya, VP of engineering at SiFive, delivered a keynote presentation that outlined the importance of the RISC-V ISA and SiFive’s role in advancing the open-source ecosystem. Another keynote was presented by Professor Usha Mehta of Nirma University, Ahmedabad, who spoke on the research activities currently taking place at the university. Rajesh Varadharajan, the director of IP engineering at SiFive, presented on RISC-V core IP for target vertical markets and software ecosystems, and also provided a tutorial on SiFive’s Core Designer. Approximately 160 people participated in the symposium.

The second day of this two-day event was a hands-on workshop where attendees were given the opportunity to practice what they learned on the previous day. All the participants were very enthusiastic to implement the RISC-V ISA and boot their program on an FPGA board. Approximately 130 people participated in the workshop, as the seats were limited. The experience in Ahmedabad was very rewarding. The enthusiasm of the participants from various backgrounds made it a great success! We’re very thankful to the management and staff of Nirma University for their gracious support and for co-hosting the event!

Glimpses:
Day-1:

Glimpses Day 1 Glimpses Day 1 Glimpses Day 1 Glimpses Day 1

Glimpses:
Day-2:

Glimpses Day 2 Glimpses Day 2 Glimpses Day 2

Shivaram Venkatesh Nellaiappan
Shivaram Venkatesh Nellaiappan
Sr. Marketing Engineer at SiFive

Read more Insights from the RISC-V Experts

为您介绍 SKL:SiFive 算子库
最新文章
为您介绍 SKL:SiFive 算子库
我们非常高兴地宣布推出 SiFive 算子库(SiFive Kernel Library,简称 SKL,发音为 “skill”)。这是一个开源的高性能计算例程集合,专为 RISC-V Vector ISA (RVV) 及其各种扩展(包括 SiFive 的矩阵引擎)进行了深度优化。
RISC-V EU Summit 2026: An Ecosystem Coming of Age
最新文章
RISC-V EU Summit 2026: An Ecosystem Coming of Age
I recently returned from the RISC-V Europe Summit 2026 in Bologna and, like many attendees, I came away energized by the announcements, the technical discussions and the sheer number of people building products around RISC-V.
P570 Gen 3:系统视角
最新文章
P570 Gen 3:系统视角
然而,CPU 的需求横跨性能、功耗和成本等多个维度。在某些细分市场中,需要在不同的功耗与成本约束下实现性能提升。基于这类 CPU 的系统需要可信赖的产品路线图,才能切实交付新的系统能力。尽管部分供应商已退出“低端市场”,SiFive 仍坚持在整条性能曲线上持续创新。本次发布的 P570 Gen 3 Performance IP,旨在为中低端、具备 Linux 能力的系统提供显著的性价比与能效比提升。