资源与支持

SiFive 博客

来自 RISC-V 专家的最新洞察与深度技术解析

March 04, 2020

The RISC-V Revolution is Going Strong in Ahmedabad

As part of our ongoing effort to spread knowledge about the RISC-V ISA around the globe, we hosted a two-day long RISC-V Symposium/Workshop in the ancient city of Ahmedabad, India. The event was co-hosted by Nirma University at their campus at Ahmedabad.

The first day of the event was the symposium portion, and it was attended by students of various universities, research scholars, and many prominent industrial experts from Ahmedabad. Anand Bariya, VP of engineering at SiFive, delivered a keynote presentation that outlined the importance of the RISC-V ISA and SiFive’s role in advancing the open-source ecosystem. Another keynote was presented by Professor Usha Mehta of Nirma University, Ahmedabad, who spoke on the research activities currently taking place at the university. Rajesh Varadharajan, the director of IP engineering at SiFive, presented on RISC-V core IP for target vertical markets and software ecosystems, and also provided a tutorial on SiFive’s Core Designer. Approximately 160 people participated in the symposium.

The second day of this two-day event was a hands-on workshop where attendees were given the opportunity to practice what they learned on the previous day. All the participants were very enthusiastic to implement the RISC-V ISA and boot their program on an FPGA board. Approximately 130 people participated in the workshop, as the seats were limited. The experience in Ahmedabad was very rewarding. The enthusiasm of the participants from various backgrounds made it a great success! We’re very thankful to the management and staff of Nirma University for their gracious support and for co-hosting the event!

For more information on these and our many other tech symposiums and workshops, please visit www.sifivetechsymposium.com.

Glimpses:
Day-1:

Glimpses Day 1 Glimpses Day 1 Glimpses Day 1 Glimpses Day 1

Glimpses:
Day-2:

Glimpses Day 2 Glimpses Day 2 Glimpses Day 2

Shivaram Venkatesh Nellaiappan
Shivaram Venkatesh Nellaiappan
Sr. Marketing Engineer at SiFive

Read more Insights from the RISC-V Experts

P570 Gen 3: A System Perspective
最新文章
P570 Gen 3: A System Perspective
RISC-V is maturing fast, and the P570 Gen 3 is proof — here's what that means for the developers and system designers who've been waiting for it.
Inside the SiFive Performance™ P570 Gen 3: High Performance Efficiency for Next-Generation Consumer and Commercial Applications
最新文章
Inside the SiFive Performance™ P570 Gen 3: High Performance Efficiency for Next-Generation Consumer and Commercial Applications
The heart of SiFive is RISC-V, the ISA invented by SiFive’s founders 5 years prior to starting the company! SiFive is evolving the building blocks of RISC-V-based IP that are reimagining and democratizing every computing platform. In technology, evolution is not merely a timeline of random changes. It is a well-planned ladder of interdependent milestones. Each step creates a new set of environmental conditions that make the next, more complex, leap inevitable. Winning requires flexibility and innovation to adapt. Both are core values of SiFive and RISC-V.
全力投入:开启增长新篇章
最新文章
全力投入:开启增长新篇章
我们自信地宣布公司发展历程中最重要的里程碑之一:完成 **4 亿美元** 的融资。本轮融资由 Atreides Management 领投,其他顶级投资机构\*包括 Apollo Global Management、NVIDIA(英伟达)、Point72 Turion 和 T. Rowe Price Investment Management, Inc.,以及现有投资者 Prosperity7 Ventures 和 Sutter Hill Ventures 参投。此次融资使公司估值达到 **36.5 亿美元**,并将加速 SiFive 的 RISC-V CPU 及 AI IP 解决方案推向数据中心和 AI 基础设施市场的核心地带。