资源与支持

SiFive 博客

来自 RISC-V 专家的最新洞察与深度技术解析

November 17, 2021

RISC-V is Inevitable

In just a few short years, RISC-V has become a category of utmost importance in tech; but, things are just getting started.

In 2014, the inventors of RISC-V (and founders of SiFive) published a very “modest” goal: for RISC-V to become the standard ISA for all computing devices. Ambitious at the time, but now we can confidently state that RISC-V has made its impact in our industry and is here to stay. RISC-V has become hugely important – strategic to companies and governments alike – and has already made its way into billions of chips and thousands of companies.

And… we’re just getting started.

This week, you may have noticed SiFive unveiled a new look on our website and a clear focus on high performance as we continue to drive RISC-V forward and define the future of compute. RISC-V is inevitable, and we are accelerating that timeline.

To our internal teams, this energy, aggressiveness, and decisive roadmap is nothing new. We’ve been building successful products for years, and now we’re growing faster than ever. Our resolve has never been stronger: to build the best-in-class processor IP that will be at the heart of future computing platforms — from artificial intelligence, machine learning, automotive, data center, mobile, to consumer markets. As we rapidly accelerate our performance capabilities, RISC-V truly will have no limits.

I’ve never been prouder of SiFive’s talented, passionate, and forward-thinking engineering and product teams. We’ve built a world-class portfolio of processor IP with over 300 design wins at more than 100 different customers around the world, including 8 of the top 10 semiconductor companies.

To our customers: thank you for being part of our journey and shared vision of the future. We’re honored by your trust and partnership, and we hope we’ve delivered an incredible customer experience along the way; but, buckle up, because we’re about to turn the corner and take RISC-V to new heights of performance and capabilities.

We’ll share more about our future plans at the upcoming RISC-V Summit on Dec 6-8, including details on our next-generation processor architecture that will be our fastest processor ever. We’re also hiring—across all positions and all career levels to accelerate our journey. If you’d like to work alongside the creators of RISC-V, collaborate with top industry partners, and help create the future of RISC-V, we invite you to join us.

The future of RISC-V has no limits. And I, for one, couldn’t be more excited!

Jack Kang
Jack Kang
SVP, Business Development, Customer Experience, and Corporate Marketing at SiFive

Read more Insights from the RISC-V Experts

全力投入:开启增长新篇章
最新文章
全力投入:开启增长新篇章
我们自信地宣布公司发展历程中最重要的里程碑之一:完成 **4 亿美元** 的融资。本轮融资由 Atreides Management 领投,其他顶级投资机构\*包括 Apollo Global Management、NVIDIA(英伟达)、Point72 Turion 和 T. Rowe Price Investment Management, Inc.,以及现有投资者 Prosperity7 Ventures 和 Sutter Hill Ventures 参投。此次融资使公司估值达到 **36.5 亿美元**,并将加速 SiFive 的 RISC-V CPU 及 AI IP 解决方案推向数据中心和 AI 基础设施市场的核心地带。
RISC-V 代码模型(2026 版)
最新文章
RISC-V 代码模型(2026 版)
RISC-V 指令集架构 (ISA) 在设计上兼顾简洁与模块化。为了实现上述设计目标,RISC-V 有意识地减少了寻址方式的种类,从而降低了实现复杂 ISA 时的一项重大成本。寻址方式成本高昂:在小型设计中,会增加解码开销;在大型设计中,则会引入隐式依赖成本。
模块化是 AI 的未来:为何 SiFive-NVIDIA 的里程碑意义重大
最新文章
模块化是 AI 的未来:为何 SiFive-NVIDIA 的里程碑意义重大
AI 的巨大潜力目前正受限于一个主要瓶颈:数据传输。在当今系统中,GPU 的处理速度往往受到互联技术以及 CPU、加速器与系统其余部分间数据流动效率的限制。