资源与支持

SiFive 博客

来自 RISC-V 专家的最新洞察与深度技术解析

March 03, 2017

RISC-V GCC is upstreamed!

I'm thrilled to announce a milestone in RISC-V's adoption within the open-source software community: GCC, the popular compiler for GNU/Linux systems, has accepted the RISC-V backend for inclusion in its next release. We expect GCC 7.1 will ship with RISC-V support in late April. A robust compiler underpins nearly all other software development, and so I expect the availability of the GCC port will accelerate the development of applications, runtime libraries, and operating systems for RISC-V.

The RISC-V GCC port began shortly after the ISA design project kicked off in 2010, and so it is quite gratifying to see this seven-year cross-institutional effort come to fruition. I thank Richard Henderson and Joseph Myers, members of the GCC community who provided essential feedback and helped us see the port through to acceptance. Kito Cheng and Palmer Dabbelt led the testing and upstreaming efforts, identifying and rectifying many of the bugs along the way. Yunsup Lee and Prof. Christopher Batten authored the MAVEN vector ISA port on which I based the primordial GCC 4.4 port many years ago.

While I've focused my efforts on GCC thus far, open standards like RISC-V naturally encourage a diversity of implementations. Indeed, an LLVM backend for RISC-V is well underway. Just as I hope our experiences bringing up the GCC backend will simplify the task facing the authors of the LLVM port, I'm sure the insights they will garner in the process will improve the quality of the GCC port.

We all anticipate the great work the open-source community will accomplish with these tools.

Andrew Waterman
Andrew Waterman
Co-Founder and Chief Engineer at SiFive

Read more Insights from the RISC-V Experts

全力投入:开启增长新篇章
最新文章
全力投入:开启增长新篇章
我们自信地宣布公司发展历程中最重要的里程碑之一:完成 **4 亿美元** 的融资。本轮融资由 Atreides Management 领投,其他顶级投资机构\*包括 Apollo Global Management、NVIDIA(英伟达)、Point72 Turion 和 T. Rowe Price Investment Management, Inc.,以及现有投资者 Prosperity7 Ventures 和 Sutter Hill Ventures 参投。此次融资使公司估值达到 **36.5 亿美元**,并将加速 SiFive 的 RISC-V CPU 及 AI IP 解决方案推向数据中心和 AI 基础设施市场的核心地带。
RISC-V 代码模型(2026 版)
最新文章
RISC-V 代码模型(2026 版)
RISC-V 指令集架构 (ISA) 在设计上兼顾简洁与模块化。为了实现上述设计目标,RISC-V 有意识地减少了寻址方式的种类,从而降低了实现复杂 ISA 时的一项重大成本。寻址方式成本高昂:在小型设计中,会增加解码开销;在大型设计中,则会引入隐式依赖成本。
模块化是 AI 的未来:为何 SiFive-NVIDIA 的里程碑意义重大
最新文章
模块化是 AI 的未来:为何 SiFive-NVIDIA 的里程碑意义重大
AI 的巨大潜力目前正受限于一个主要瓶颈:数据传输。在当今系统中,GPU 的处理速度往往受到互联技术以及 CPU、加速器与系统其余部分间数据流动效率的限制。