资源与支持

SiFive 博客

来自 RISC-V 专家的最新洞察与深度技术解析

March 03, 2017

RISC-V GCC is upstreamed!

I'm thrilled to announce a milestone in RISC-V's adoption within the open-source software community: GCC, the popular compiler for GNU/Linux systems, has accepted the RISC-V backend for inclusion in its next release. We expect GCC 7.1 will ship with RISC-V support in late April. A robust compiler underpins nearly all other software development, and so I expect the availability of the GCC port will accelerate the development of applications, runtime libraries, and operating systems for RISC-V.

The RISC-V GCC port began shortly after the ISA design project kicked off in 2010, and so it is quite gratifying to see this seven-year cross-institutional effort come to fruition. I thank Richard Henderson and Joseph Myers, members of the GCC community who provided essential feedback and helped us see the port through to acceptance. Kito Cheng and Palmer Dabbelt led the testing and upstreaming efforts, identifying and rectifying many of the bugs along the way. Yunsup Lee and Prof. Christopher Batten authored the MAVEN vector ISA port on which I based the primordial GCC 4.4 port many years ago.

While I've focused my efforts on GCC thus far, open standards like RISC-V naturally encourage a diversity of implementations. Indeed, an LLVM backend for RISC-V is well underway. Just as I hope our experiences bringing up the GCC backend will simplify the task facing the authors of the LLVM port, I'm sure the insights they will garner in the process will improve the quality of the GCC port.

We all anticipate the great work the open-source community will accomplish with these tools.

Andrew Waterman
Andrew Waterman
Co-Founder and Chief Engineer at SiFive

Read more Insights from the RISC-V Experts

P570 Gen 3:系统视角
最新文章
P570 Gen 3:系统视角
然而,CPU 的需求横跨性能、功耗和成本等多个维度。在某些细分市场中,需要在不同的功耗与成本约束下实现性能提升。基于这类 CPU 的系统需要可信赖的产品路线图,才能切实交付新的系统能力。尽管部分供应商已退出“低端市场”,SiFive 仍坚持在整条性能曲线上持续创新。本次发布的 P570 Gen 3 Performance IP,旨在为中低端、具备 Linux 能力的系统提供显著的性价比与能效比提升。
SiFive Performance™ P570 Gen 3 深度解析:面向下一代消费级与商用应用的高性能能效设计
最新文章
SiFive Performance™ P570 Gen 3 深度解析:面向下一代消费级与商用应用的高性能能效设计
SiFive 的核心是 RISC-V,这是 SiFive 创始人在公司成立 5 年前发明的指令集架构 (ISA)。SiFive 正持续演进基于 RISC-V 的 IP 基础模块,重新定义并推动各类计算平台的普及化发展。在技术领域,演进并非一串随机变化的时间线,而是一系列精心规划、环环相扣的里程碑。每一步演进都会创造一系列新的环境条件,从而推动下一次更复杂的跨越成为必然。要赢得这场竞赛,关键在于具备适应变化的灵活性与持续创新能力,而这两点正是 SiFive 与 RISC-V 的核心价值观所在。
全力投入:开启增长新篇章
最新文章
全力投入:开启增长新篇章
我们自信地宣布公司发展历程中最重要的里程碑之一:完成 4 亿美元 的融资。本轮融资由 Atreides Management 领投,其他顶级投资机构\*包括 Apollo Global Management、NVIDIA(英伟达)、Point72 Turion 和 T. Rowe Price Investment Management, Inc.,以及现有投资者 Prosperity7 Ventures 和 Sutter Hill Ventures 参投。此次融资使公司估值达到 36.5 亿美元,并将加速 SiFive 的 RISC-V CPU 及 AI IP 解决方案推向数据中心和 AI 基础设施市场的核心地带。