资源与支持

SiFive 博客

来自 RISC-V 专家的最新洞察与深度技术解析

March 03, 2017

RISC-V GCC is upstreamed!

I'm thrilled to announce a milestone in RISC-V's adoption within the open-source software community: GCC, the popular compiler for GNU/Linux systems, has accepted the RISC-V backend for inclusion in its next release. We expect GCC 7.1 will ship with RISC-V support in late April. A robust compiler underpins nearly all other software development, and so I expect the availability of the GCC port will accelerate the development of applications, runtime libraries, and operating systems for RISC-V.

The RISC-V GCC port began shortly after the ISA design project kicked off in 2010, and so it is quite gratifying to see this seven-year cross-institutional effort come to fruition. I thank Richard Henderson and Joseph Myers, members of the GCC community who provided essential feedback and helped us see the port through to acceptance. Kito Cheng and Palmer Dabbelt led the testing and upstreaming efforts, identifying and rectifying many of the bugs along the way. Yunsup Lee and Prof. Christopher Batten authored the MAVEN vector ISA port on which I based the primordial GCC 4.4 port many years ago.

While I've focused my efforts on GCC thus far, open standards like RISC-V naturally encourage a diversity of implementations. Indeed, an LLVM backend for RISC-V is well underway. Just as I hope our experiences bringing up the GCC backend will simplify the task facing the authors of the LLVM port, I'm sure the insights they will garner in the process will improve the quality of the GCC port.

We all anticipate the great work the open-source community will accomplish with these tools.

Andrew Waterman
Andrew Waterman
Co-Founder and Chief Engineer at SiFive

Read more Insights from the RISC-V Experts

超越 CPU 与 GPU:SiFive 在数据中心基础设施中的应用
最新文章
超越 CPU 与 GPU:SiFive 在数据中心基础设施中的应用
嵌入 NIC、重定时器、光模块、交换机与安全芯片的 RISC-V 处理器,如何助力现代数据中心突破扩展瓶颈
数据中心 AI 的下一次飞跃:借助 SiFive 智能控制单元 (ACU) 编排定制加速器
最新文章
数据中心 AI 的下一次飞跃:借助 SiFive 智能控制单元 (ACU) 编排定制加速器
随着智能体 AI、多模态模型和实时推理在数据中心及边缘系统中的应用不断拓展,工作负载正变得日益复杂、多样,对计算能力的要求也越来越高。为满足这些需求,计算架构设计人员正转向专用定制加速器,以针对矩阵乘法等特定运算提供更高的性能和能效。然而,这些加速器仍需依靠数据通路之外的软件进行配置、供数、同步和监控,并获得相应的软件支持。
SiFive 视角:RISC-V SPMP 规范正式批准,助力嵌入式安全飞跃发展
最新文章
SiFive 视角:RISC-V SPMP 规范正式批准,助力嵌入式安全飞跃发展
这项最新批准的 SPMP 功能专为增强运行实时操作系统(RTOS)的嵌入式系统中的内存保护而设计。SiFive 非常高兴能在这一进程中贡献力量,并将继续与整个生态系统保持合作,以完善 RISC-V 标准。我们坚信,SPMP 将在整个行业内获得快速普及。