资源与支持

SiFive 博客

来自 RISC-V 专家的最新洞察与深度技术解析

October 04, 2022

SiFive’s Shubu Mukherjee Recognized Along with Fellow Authors with SIGGMICRO’s Test of Time Award

In the fast moving Semiconductor Industry, predictions and papers become obsolete fast and so it’s worth recognizing when a paper has a significant impact on our industry that also has a bit of a timeless nature. The paper, A systematic methodology to compute the architectural vulnerability factors for a high-performance microprocessor (you can read it here) was recognized during the award ceremony at MICRO 22 in Chicago October 4th, and we’re proud to share that our very own VP of Architecture, Shubu Mukherjee, (who was at Intel at the time it was written) was there to accept the award on behalf of his fellow authors, Christopher Weaver, Joel Emer, Steve Reinhardt and Todd Austin.

Shubu

The methodology highlighted in the paper has been the foundation for RAS work done by a number of companies over the past 20 years and continues to be used in the FuSa work happening at SiFive and many other companies. The citation for the award reads: This paper targets the problem of assessing the cost and reliability trade-offs in a microprocessor. The authors introduce the concept of Architectural Vulnerability Factor (AVF) which estimates the probability that a fault in a particular hardware structure will result in a user-visible error. This concept was introduced at a time when continued technology scaling caused the architecture community to stumble upon the "Reliability Wall" and there was significant industry concern about the reliability of computing at scale due to transient faults. Both industry and academia invested significant efforts to ensure reliable program execution in the presence of such faults. The AVF analysis methodology allowed processor architects to reason about the impact of transient faults early enough in the design cycle to be able to prioritize protection decisions. The paper has had a significant impact on the technical community. At the time of this writing, it has had over 1200 citations on Google Scholar and has received over 40 citations each year for the past 15 years. AVF analysis is now an industry best practice.

At SiFive, Shubu has been instrumental in driving new technologies and his past FuSa work is helping shape our new Automotive Portfolio.

Congratulations to Shubu and the other authors. SiFive continues to attract some of the industry’s best technologists, and we’re proud to showcase their work. To see our latest opportunities, please see our careers page.

Read more Insights from the RISC-V Experts

RISC-V 代码模型(2026 版)
Blog Post
RISC-V 代码模型(2026 版)
RISC-V 指令集架构 (ISA) 在设计上兼顾简洁与模块化。为了实现上述设计目标,RISC-V 有意识地减少了寻址方式的种类,从而降低了实现复杂 ISA 时的一项重大成本。寻址方式成本高昂:在小型设计中,会增加解码开销;在大型设计中,则会引入隐式依赖成本。
模块化是 AI 的未来:为何 SiFive-NVIDIA 的里程碑意义重大
Blog Post
模块化是 AI 的未来:为何 SiFive-NVIDIA 的里程碑意义重大
AI 的巨大潜力目前正受限于一个主要瓶颈:数据传输。在当今系统中,GPU 的处理速度往往受到互联技术以及 CPU、加速器与系统其余部分间数据流动效率的限制。
X100 系统安全防护:RISC-V 边缘端的 AI
Blog Post
X100 系统安全防护:RISC-V 边缘端的 AI
边缘 AI 是多种技术的融合,包括人工智能、物联网、边缘计算和嵌入式系统。它们共同发挥关键作用,使智能处理和决策能够在网络边缘实现。边缘 AI 利用嵌入式算法监控远程系统的活动,并处理由传感器及其他数据采集装置收集的非结构化数据,如温度、语言、脸部、运动、图像、距离及其他模拟输入信号。