![](/_next/image?url=https%3A%2F%2Fimages.prismic.io%2Fsifive%2Fe399abcd5c0a30bb4d6668cad0e19b659935d7b0_risc-v-introduction.png%3Fauto%3Dcompress%2Cformat&w=1920&q=75)
RISC-V Introduction
Part I: RISC-V 101
This webinar provided an introduction to RISC-V, covering areas such as the Register File, Instruction Types, Modes, Interrupts, and Control and Status Registers. Prior knowledge of RISC-V is not necessary, but having a basic understanding of Computer Architecture would be beneficial.
网络研讨会信息
One hour
2017-09-12
Hosted by
![](/_next/image?url=https%3A%2F%2Fimages.prismic.io%2Fsifive%2Ff356e66a24564b9d933a1aba1b6f1d82a1dbb750_drew.jpg%3Fauto%3Dcompress%2Cformat&w=256&q=75)
Drew Barbier
Field Engineer at SiFive, Inc.Drew has worked in the semiconductor industry for over 10 years in various engineering and customer facing roles. At SiFive Drew is responsible for a variety of tasks including customer support, software and development tools, ecosystem development, documentation, and whatever makes the customer experience great.
![](/_next/image?url=https%3A%2F%2Fimages.prismic.io%2Fsifive%2Fe33d477207e8653c27daa117c210fbe61ff7fd74_krste.jpg%3Fauto%3Dcompress%2Cformat&w=256&q=75)
Krste Asanovic
Chief Architect at SiFive, Inc.In addition to serving as Chief Architect at SiFive, Krste is a Professor in the EECS Dept. at the UC, of California, Berkeley, where he also serves as Director of the ASPIRE Lab. Krste leads the RISC-V ISA project at Berkeley, and is Chairman of the RISC-V Foundation. He is an ACM Distinguished Scientist and an IEEE Fellow. Krste Received a PhD from UC Berkeley and a BA from the University of Cambridge.
About us
SiFive was founded by the creators of the free and open RISC-V architecture as a reaction to the end of conventional transistor scaling and escalating chip design costs.
注册以观看更多网络研讨会
我们会定期发布网路研讨会系列影片,欢迎留下您的资讯,当最新影片发布时,我们将以 email 通知您。