资源与支持

SiFive 新闻中心

April 09, 2018

MEDIA ALERT: SiFive to Speak at Linley Processor Conference

WHO: SiFive, the leading provider of commercial RISC-V processor IP.

WHAT: Jack Kang, vice president of product at SiFive, will present “RISC-V Core IP: From Microcontrollers to Linux” at the Linley Spring Processor Conference 2018. RISC-V has emerged as a compelling alternative to existing ISAs. Recent developments have seen RISC-V products announced for a wide variety of markets, ranging from microcontrollers all the way to vector computing for AI and machine learning. Kang will discuss what makes RISC-V so well suited for these diverse markets. He will also provide an update on current silicon RISC-V devices, market opportunities for RISC-V adoption, upcoming plans for RISC-V, and what this all means for system designers and architects.

SiFive also will demo its latest development board, HiFive Unleashed, during the opening day reception starting at 4:40 p.m. PDT on April 11, 2018.

WHEN: 1:30 to 3 p.m. PDT, Thursday, April 12, 2018

WHERE: The Linley Spring Processor Conference 2018, April 11-12, 2018, at the Hyatt Regency Santa Clara, 5101 Great America Parkway, Santa Clara, Calif. 95054

About SiFive

SiFive is the leading provider of market-ready processor core IP based on the free and open RISC-V instruction set architecture. Founded by RISC-V inventors Andrew Waterman, Yunsup Lee and Krste Asanovic, SiFive helps SoC designers reduce time-to-market and realize cost savings with customized, open-architecture processor cores, and democratizes access to optimized silicon by enabling system designers to build customized RISC-V based semiconductors. SiFive is located in Silicon Valley and has venture backing from Sutter Hill Ventures, Spark Capital and Osage University Partners. For more information, visit www.sifive.com.

MEDIA CONTACTS

Leslie Clavin
SHIFT Communications for SiFive
415-591-8440
sifive@shiftcomm.com

Read more SiFive news

SiFive 推出第三代 Performance P550 与 P570 IP,树立 RISC-V 高性能新标杆
新闻中心
SiFive 推出第三代 Performance P550 与 P570 IP,树立 RISC-V 高性能新标杆
RISC-V 的黄金标准 SiFive, Inc. 今日宣布推出 SiFive Performance™ P570 Gen 3。这是其同类产品中功能最强大、效率最高的乱序执行处理器内核。P570 Gen 3 专为高要求的边缘 AI、高端消费电子及商用物联网应用打造。与广受欢迎的第一代 P550 相比,P570 Gen 3 的性能有着巨大的提升,并提供最新的 RVA23 ISA profile 支持。
SiFive 与 HighTec EDV-Systeme:携手强化 RISC-V 生态系统,助力安全可靠的汽车及工业应用
新闻中心
SiFive 与 HighTec EDV-Systeme:携手强化 RISC-V 生态系统,助力安全可靠的汽车及工业应用
高性能 RISC-V 处理器 IP 领先供应商 SiFive 与汽车编译器解决方案领先供应商 HighTec EDV-Systeme 展开合作,旨在加速针对汽车和工业系统的安全就绪型(safety-ready)RISC-V 软件开发。此次合作汇集了 SiFive 专注于安全的 RISC-V IP,以及 HighTec 基于 LLVM 且经过安全认证的 Rust 和 C/C++ 工具链。这一联合方案通过将功能安全、信息安全、性能和可扩展软件开发相结合,使软件开发人员能够更高效地采用 RISC-V 架构。
SiFive 融资 4 亿美元加速高性能 RISC-V 数据中心解决方案,公司估值达 36.5 亿美元
新闻中心
SiFive 融资 4 亿美元加速高性能 RISC-V 数据中心解决方案,公司估值达 36.5 亿美元
RISC-V 处理器 IP 行业标杆 SiFive 今日宣布,公司已完成 4 亿美元的 G 轮超额认购融资,旨在加速其高性能数据中心产品路线图。