资源与支持

SiFive 新闻中心

May 15, 2018

SiFive to Hold Inaugural Technical Symposium in Shanghai

WHO: SiFive, the leading provider of commercial RISC-V processor IP.

WHAT: SiFive will hold its 2018 Technical Symposium in Shanghai. As the first company to bring commercial RISC-V IP to market, SiFive will provide an overview of the RISC-V instruction set architecture, its history and future trends; an introduction to the RISC-V ecosystem; a summary of the latest RISC-V cores and platforms; and demonstrations from SiFive and its partners.

Speakers at the event include:

  • Thomas Xu, CEO of Brite Semi
  • Dr. Naveed Sherwani, CEO of SiFive
  • Martin Fink, CTO of Western Digital
  • Dr. Yunsup Lee, CTO of SiFive
  • Venkatesh Narayanan, Senior Director at MicroSemi
  • Dr. Shafy Eltoukhy, VP of Operations at SiFive
  • Dr. Krste Asanovic, Chief Architect at SiFive
  • Dr. John Zhuang, CTO of Brite Semi
  • Dr. Yungang Bao, Director of Research at the Center for Advanced Computer Systems

WHEN: 8:30 a.m. to 4:45 p.m., Thursday, May 17, 2018

WHERE: Shanghai Evergreen Laurel Hotel, 1136 Zuchongzhi Rd, Pudong Xinqu, Shanghai Shi, China, 201203

About SiFive

SiFive is the leading provider of market-ready processor core IP based on the RISC-V instruction set architecture. Led by a team of industry veterans and founded by the inventors of RISC-V, SiFive helps SoC designers reduce time-to-market and realize cost savings with customized, open-architecture processor cores, and democratizes access to optimized silicon by enabling system designers to build customized RISC-V based semiconductors. SiFive is located in Silicon Valley and has venture backing from Sutter Hill Ventures, Spark Capital, Osage University Partners and Chengwei Capital, along with strategic partners Huami, SK Telecom, Western Digital and Intel Capital. For more information, visit www.sifive.com.

MEDIA CONTACTS

Stephanie Chan
SHIFT Communications for SiFive
646-756-3713
sifive@shiftcomm.com

Read more SiFive news

SiFive 与 AMD 展开合作,优化基于 RISC-V 数据中心服务器的 AMD ROCm
新闻中心
SiFive 与 AMD 展开合作,优化基于 RISC-V 数据中心服务器的 AMD ROCm
本次合作融合了开源软件、AMD ROCm 生态系统的优势以及 RISC-V 开放标准架构的最佳特性,共同赋能下一代数据中心 AI 计算。两家公司将继续评估基于 RISC-V 架构服务器的 ROCm 优化方案,旨在提升处理速度,并在未来支持更多加速应用场景及更大规模的模型。
SiFive 推出 BigSky 开发服务器,加速 RISC-V 挺进数据中心
新闻中心
SiFive 推出 BigSky 开发服务器,加速 RISC-V 挺进数据中心
全新开发平台 SiFive BigSky 搭载 SiFive 最新 RISC-V CPU 技术,可帮助超大规模客户及生态系统合作伙伴开展软件移植、工作负载调优与验证测试等实操工作。
SiFive 推出第三代 Performance P550 与 P570 IP,树立 RISC-V 高性能新标杆
新闻中心
SiFive 推出第三代 Performance P550 与 P570 IP,树立 RISC-V 高性能新标杆
RISC-V 的黄金标准 SiFive, Inc. 今日宣布推出 SiFive Performance™ P570 Gen 3。这是其同类产品中功能最强大、效率最高的乱序执行处理器内核。P570 Gen 3 专为高要求的边缘 AI、高端消费电子及商用物联网应用打造。与广受欢迎的第一代 P550 相比,P570 Gen 3 的性能有着巨大的提升,并提供最新的 RVA23 ISA profile 支持。