资源与支持

SiFive 新闻中心

November 01, 2023

MEDIA ALERT: SiFive to Participate in Numerous Speaking Sessions and Sponsor Developer Zone at RISC-V Summit North America 2023

WHAT: SiFive will be onsite at the annual RISC-V Summit, scheduled for Nov. 6 – 8, 2023 in Santa Clara, CA. The Summit brings together the fast-growing RISC-V ecosystem for several days of discussion. SiFive’s Krste Asanović will deliver the RISC-V ISA: State of the Union in his keynote and will address recent developments in RISC-V standards and the roadmap for future advancements.

SiFive will also host a series of technical sessions on RISC-V cryptography extensions, RVV C intrinsic API v. 1.0, RISC-V N-Trace specifications, LLVM RISC-V compilers, and more. At the event, SiFive experts can speak to the company’s broad Core IP portfolio, including the company’s most recent products, the SiFive Performance P870 and SiFive Intelligence X390, which were designed to address new requirements for high-performance compute. SiFive is a sponsor of the Developer Zone where attendees can meet with SiFive technical experts and see the latest development boards.

Also make sure to check out SiFive’s speaking sessions at the show: • Monday, Nov. 6 (Member Day): • 1 p.m. PST: Member Day Session: Future Direction of RISC-V Cryptography Extensions – Richard Newell, Microchip Technology Inc & Nicholas Bruine, SiFive • 1:30 p.m. PST: Member Day Session: Unprivileged Specification ISA Committee – Krste Asanović, SiFive & Earl Killian, Aril Inc. • 2 p.m. PST: Member Day Session: Discovering the RVV C Intrinsic API v. 1.0 – Eop Chen, SiFive • 3 p.m. PST: Member Day Session: RISC-V N-Trace Specification – An Overview • Tuesday, Nov. 7: • 11:50 a.m. PST: Making LLVM RISC-V Compiler More Performant for Everyone SiFive • 2:35 p.m. PST: Challenges in Porting Android to RISC-V – Samuel Holland, SiFive • Wednesday, Nov. 8: • 9 a.m. PST: Keynote: RISC-V ISA: State of the Union – Krste Asanović, RISC-V founder, SiFIve Chief Architect & RISC-V International BOD

WHO: SiFive WHEN: Nov. 6-8, 2023

Schedule here.

WHERE: RISC-V Summit North America Santa Clara Convention Center 5001 Great America Parkway Santa Clara, California, 95054

Registration for the event is still open, register today.

See more information on SiFive’s market-leading RISC-V IP portfolio, please visit SiFive.com.

Read more SiFive news

SiFive 推出第三代 Performance P550 与 P570 IP,树立 RISC-V 高性能新标杆
新闻中心
SiFive 推出第三代 Performance P550 与 P570 IP,树立 RISC-V 高性能新标杆
RISC-V 的黄金标准 SiFive, Inc. 今日宣布推出 SiFive Performance™ P570 Gen 3。这是其同类产品中功能最强大、效率最高的乱序执行处理器内核。P570 Gen 3 专为高要求的边缘 AI、高端消费电子及商用物联网应用打造。与广受欢迎的第一代 P550 相比,P570 Gen 3 的性能有着巨大的提升,并提供最新的 RVA23 ISA profile 支持。
SiFive 与 HighTec EDV-Systeme:携手强化 RISC-V 生态系统,助力安全可靠的汽车及工业应用
新闻中心
SiFive 与 HighTec EDV-Systeme:携手强化 RISC-V 生态系统,助力安全可靠的汽车及工业应用
高性能 RISC-V 处理器 IP 领先供应商 SiFive 与汽车编译器解决方案领先供应商 HighTec EDV-Systeme 展开合作,旨在加速针对汽车和工业系统的安全就绪型(safety-ready)RISC-V 软件开发。此次合作汇集了 SiFive 专注于安全的 RISC-V IP,以及 HighTec 基于 LLVM 且经过安全认证的 Rust 和 C/C++ 工具链。这一联合方案通过将功能安全、信息安全、性能和可扩展软件开发相结合,使软件开发人员能够更高效地采用 RISC-V 架构。
SiFive 融资 4 亿美元加速高性能 RISC-V 数据中心解决方案,公司估值达 36.5 亿美元
新闻中心
SiFive 融资 4 亿美元加速高性能 RISC-V 数据中心解决方案,公司估值达 36.5 亿美元
RISC-V 处理器 IP 行业标杆 SiFive 今日宣布,公司已完成 4 亿美元的 G 轮超额认购融资,旨在加速其高性能数据中心产品路线图。