资源与支持

SiFive 新闻中心

January 27, 2020

Former Google and Tesla Engineer Chris Lattner to Lead SiFive Platform

Distinguished Silicon Valley software engineer to bring increased customization and implementation tooling to SiFive SoC design methodology

SAN MATEO, Calif., Jan. 27, 2020SiFive, Inc., the leading provider of commercial RISC-V processor IP and silicon solutions, today announced that Chris Lattner, a distinguished Silicon Valley software engineer, has joined the company to lead SiFive Platform Engineering as SVP. Lattner brings 15 years of leadership in software engineering and machine learning infrastructure, leading teams at Apple, Tesla, and most recently, Google. He is credited for authoring Clang, the compiler front-end, and LLVM, the compiler infrastructure open source project.

“I’m thrilled to be joining the SiFive team and for the opportunity to work with a company that is enabling the future of silicon, all the way from idea to silicon,” said Lattner. “RISC-V offers an exciting opportunity for customizable chips, and SiFive’s RISC-V design methodology is unmatched in the industry. By making custom SoC development more accessible, we can accomplish technological breakthroughs that couldn’t happen anywhere else.”

Lattner has a reputation for engineering excellence. During a decade-long stint with Apple, he spearheaded the creation of Swift, the programming language used to build the current generation of iPhone, iPad, Apple Watch, Mac, and Apple TV apps. As the driving force behind the influential LLVM and Clang projects that brought speed, safety, portability, and power to developers by providing scalable frameworks to programmatically generate machine native code, and with additional contributions to Tesla Autopilot and Google TPU, Lattner is set to evolve and enhance SiFive’s scalable engineering capabilities as part of SiFive’s mission to simplify the enablement of designing custom cores and SoCs.

“SiFive is on a mission to democratize access to custom silicon, and innovative leaders in the industry are taking notice,” said Dr. Naveed Sherwani, president and CEO of SiFive. “Chris has made significant contributions to the software used by millions of developers today. This is a significant period of strategic growth for us, and we are thrilled to welcome Chris to our product engineering practice.”

SiFive enables the configuration and production of domain-specific hardware to suit software optimized solutions. Most recently, the company announced a partnership with CEVA to simplify the creation of processors capable of supporting smart home, automobile, robotics, IoT, and industrial applications.

Lattner holds a Ph.D. in Computer Science from the University of Illinois at Urbana-Champaign and a bachelor’s degree in Computer Science from the University of Portland. Read his introductory blog post, With SiFive, We Can Change the World.

About SiFive
SiFive is on a mission to free semiconductor roadmaps and declare silicon independence from the constraints of legacy ISAs and fragmented solutions. As the leading provider of market-ready processor core IP and silicon solutions based on the free and open RISC-V instruction set architecture SiFive helps SoC designers reduce time-to-market and realize cost savings with customized, open-architecture processor cores, and democratizes access to optimized silicon by enabling system designers in all markets to build customized RISC-V based semiconductors. Founded by the inventors of RISC-V, SiFive has 16 design centers worldwide and backing from Sutter Hill Ventures, Qualcomm Ventures, Spark Capital, Osage University Partners, Chengwei, Huami, SK Hynix, Intel Capital, and Western Digital. For more information, please visit www.sifive.com.

Stay current with the latest SiFive updates via Facebook, Instagram, LinkedIn, Twitter, and YouTube.

Media Contact

Hilary Livingston Castle
INK Communications for SiFive
203.858.7259
sifive@ink-co.com

Read more SiFive news

SiFive 推出第三代 Performance P550 与 P570 IP,树立 RISC-V 高性能新标杆
新闻中心
SiFive 推出第三代 Performance P550 与 P570 IP,树立 RISC-V 高性能新标杆
RISC-V 的黄金标准 SiFive, Inc. 今日宣布推出 SiFive Performance™ P570 Gen 3。这是其同类产品中功能最强大、效率最高的乱序执行处理器内核。P570 Gen 3 专为高要求的边缘 AI、高端消费电子及商用物联网应用打造。与广受欢迎的第一代 P550 相比,P570 Gen 3 的性能有着巨大的提升,并提供最新的 RVA23 ISA profile 支持。
SiFive 与 HighTec EDV-Systeme:携手强化 RISC-V 生态系统,助力安全可靠的汽车及工业应用
新闻中心
SiFive 与 HighTec EDV-Systeme:携手强化 RISC-V 生态系统,助力安全可靠的汽车及工业应用
高性能 RISC-V 处理器 IP 领先供应商 SiFive 与汽车编译器解决方案领先供应商 HighTec EDV-Systeme 展开合作,旨在加速针对汽车和工业系统的安全就绪型(safety-ready)RISC-V 软件开发。此次合作汇集了 SiFive 专注于安全的 RISC-V IP,以及 HighTec 基于 LLVM 且经过安全认证的 Rust 和 C/C++ 工具链。这一联合方案通过将功能安全、信息安全、性能和可扩展软件开发相结合,使软件开发人员能够更高效地采用 RISC-V 架构。
SiFive 融资 4 亿美元加速高性能 RISC-V 数据中心解决方案,公司估值达 36.5 亿美元
新闻中心
SiFive 融资 4 亿美元加速高性能 RISC-V 数据中心解决方案,公司估值达 36.5 亿美元
RISC-V 处理器 IP 行业标杆 SiFive 今日宣布,公司已完成 4 亿美元的 G 轮超额认购融资,旨在加速其高性能数据中心产品路线图。