资源与支持

SiFive 博客

来自 RISC-V 专家的最新洞察与深度技术解析

February 29, 2020

Our SiFive Tech Symposiums in Costa Rica and Mexico Underscore the Global Adoption of the RISC-V ISA in Industry and Academia

Our SiFive Tech Symposiums in San José, Costa Rica and Mexico City, Mexico were well attended by not only those in industry, but in academia as well. There is a great deal of enthusiasm and engagement in RISC-V in both of these regions. Many new friendships were formed, and we look forward to the continued networking and idea sharing that open source brings to the hardware community.

Western Digital co-hosted the symposium in Costa Rica, which was co-located with LASCAS 2020, the flagship conference of the IEEE Circuits and Systems Society in Latin America. Those who attended the presentations and participated in the hands-on workshop included folks from Intel, HP and Wind River, as well as graduate students and professors from Central and Latin American countries. One of the highlights was the keynote presentation by Gerardo Bertero, senior director at Western Digital, who spoke about memory architecture and how RISC-V is being used within Western Digital.

With the Computer Research Center at National Polytechnic University (CIC-IPN) as our co-host, the symposium in Mexico City drew over 70 attendees. This symposium was predominantly geared toward academia and was heavily attended by students and professors from a variety of disciplines. One of the highlights was the presentation by Professor Marco Ramirez Salinas who outlined the magnitude of RISC-V research taking place at the university. It was very impressive to hear about the university’s accomplishments with RISC-V.

We’d like to offer our gratitude to both Western Digital and CIC-IPN for co-hosting these symposiums with us.

For more information on these and our many other tech symposiums and workshops, please visit sifivetechsymposium.com

Snapshots

Costa Rica John Min-Feb-25-2020 Costa Rica David Connelly-Feb-25-2020 Mexico Workshop-2020 Mexico Workshop-2020 v2 Mexico Workshop-2020 v3

David Connelly
David Connelly
Staff Software Engineer, SiFive

Read more Insights from the RISC-V Experts

SiFive 视角:RISC-V SPMP 规范正式批准,助力嵌入式安全飞跃发展
最新文章
SiFive 视角:RISC-V SPMP 规范正式批准,助力嵌入式安全飞跃发展
这项最新批准的 SPMP 功能专为增强运行实时操作系统(RTOS)的嵌入式系统中的内存保护而设计。SiFive 非常高兴能在这一进程中贡献力量,并将继续与整个生态系统保持合作,以完善 RISC-V 标准。我们坚信,SPMP 将在整个行业内获得快速普及。
为您介绍 SKL:SiFive 算子库
最新文章
为您介绍 SKL:SiFive 算子库
我们非常高兴地宣布推出 SiFive 算子库(SiFive Kernel Library,简称 SKL,发音为 “skill”)。这是一个开源的高性能计算例程集合,专为 RISC-V Vector ISA (RVV) 及其各种扩展(包括 SiFive 的矩阵引擎)进行了深度优化。
RISC-V EU Summit 2026: An Ecosystem Coming of Age
最新文章
RISC-V EU Summit 2026: An Ecosystem Coming of Age
I recently returned from the RISC-V Europe Summit 2026 in Bologna and, like many attendees, I came away energized by the announcements, the technical discussions and the sheer number of people building products around RISC-V.