资源与支持

SiFive 博客

来自 RISC-V 专家的最新洞察与深度技术解析

September 14, 2023

Arm IPO Underscores the Ongoing Compute Supercycle

SiFive congratulates Arm on its IPO, which represents a momentous step forward for the entire semiconductor ecosystem. This IPO has brought more awareness to the public about the critical role of computing architectures, specifically the instruction set architecture (ISA), and the need for high-quality, high-performance processor IP to drive our industry forward. Competition is essential for a healthy semiconductor industry, and we continue to hear from companies about the importance of having choice in the processor market, especially after the chip supply challenges of the last few years. Arm has helped focus a spotlight on the ISA and CPU IP, and is highlighting its criticality to the fastest growing areas of semiconductors, areas like datacenter and AI, automotive, consumer, and mobile.

Part of the excitement has been a new recognition of how big the market opportunities are, and there is room for all of us. These markets need rapid innovation and customization, which are consistent themes in our conversations with customers. It’s no secret that SiFive’s founders developed RISC-V as a response to the limited customization options of closed, proprietary architectures. We work with global technology leaders and SiFive’s high-performance IP is being designed into everything from aerospace applications to automotive, the datacenter, wearables, and beyond. While the semiconductor landscape has evolved considerably since then, what hasn’t changed is that companies want design flexibility and freedom: SiFive and RISC-V make that possible. After all, there are no limits with RISC-V.

Jack Kang
Jack Kang
SVP, WW Business Development, Sales, and Customer Experience (CX)

A member of the founding team at SiFive, Jack oversees the Business Development (BD), Customer Experience (CX), and Corporate Marketing groups at SiFive. He is responsible for strategic business initiatives and partnerships, technical pre-sales activities and post-sales support, and corporate messaging and campaigns at SiFive. Prior to SiFive, Jack held a variety of senior business development, product management, and product marketing roles at NVIDIA and Marvell with a long track record of successful, large-scale design wins. Jack received his BS degree in Electrical Engineering and Computer Science from UC Berkeley and has over 20 U.S. patents from his time as a CPU design engineer.

Read more Insights from the RISC-V Experts

超越 CPU 与 GPU:SiFive 在数据中心基础设施中的应用
最新文章
超越 CPU 与 GPU:SiFive 在数据中心基础设施中的应用
嵌入 NIC、重定时器、光模块、交换机与安全芯片的 RISC-V 处理器,如何助力现代数据中心突破扩展瓶颈
数据中心 AI 的下一次飞跃:借助 SiFive 智能控制单元 (ACU) 编排定制加速器
最新文章
数据中心 AI 的下一次飞跃:借助 SiFive 智能控制单元 (ACU) 编排定制加速器
随着智能体 AI、多模态模型和实时推理在数据中心及边缘系统中的应用不断拓展,工作负载正变得日益复杂、多样,对计算能力的要求也越来越高。为满足这些需求,计算架构设计人员正转向专用定制加速器,以针对矩阵乘法等特定运算提供更高的性能和能效。然而,这些加速器仍需依靠数据通路之外的软件进行配置、供数、同步和监控,并获得相应的软件支持。
SiFive 视角:RISC-V SPMP 规范正式批准,助力嵌入式安全飞跃发展
最新文章
SiFive 视角:RISC-V SPMP 规范正式批准,助力嵌入式安全飞跃发展
这项最新批准的 SPMP 功能专为增强运行实时操作系统(RTOS)的嵌入式系统中的内存保护而设计。SiFive 非常高兴能在这一进程中贡献力量,并将继续与整个生态系统保持合作,以完善 RISC-V 标准。我们坚信,SPMP 将在整个行业内获得快速普及。