资源与支持

SiFive 博客

来自 RISC-V 专家的最新洞察与深度技术解析

November 15, 2017

Analog Bits Clocks into the DesignShare Ecosystem

Our DesignShare family is growing, and we’re thrilled to announce that Analog Bits, the industry’s leading provider of low-power mixed-signal IP solutions, is now a part of the ecosystem.

System designers will have access to Analog Bits’ precision clocking macros such as PLLs and SERDES IP available for the SiFive Freedom platforms through DesignShare.

Analog Bits has become an important supplier of differentiated IP embedded in SoC devices and has been instrumental in spawning the mobile and computing revolution. By joining our DesignShare initiative, it can help remove the barriers to entry that traditionally have blocked users from developing custom silicon. This is encouraging innovation in what has been a stagnant semiconductor industry by reducing the upfront engineering costs required to bring a custom chip design to realization using the SiFive Freedom platform.

We’re proud to see the DesignShare ecosystem grow within a few short months and are excited have more companies join our initiative.

Are you interested in being a part of the evolution? Let’s talk!

To learn more about Analog Bits’ participation in DesignShare.

Jack Kang
Jack Kang
SVP, WW Business Development, Sales, and Customer Experience (CX)

A member of the founding team at SiFive, Jack oversees the Business Development (BD), Customer Experience (CX), and Corporate Marketing groups at SiFive. He is responsible for strategic business initiatives and partnerships, technical pre-sales activities and post-sales support, and corporate messaging and campaigns at SiFive. Prior to SiFive, Jack held a variety of senior business development, product management, and product marketing roles at NVIDIA and Marvell with a long track record of successful, large-scale design wins. Jack received his BS degree in Electrical Engineering and Computer Science from UC Berkeley and has over 20 U.S. patents from his time as a CPU design engineer.

Read more Insights from the RISC-V Experts

SiFive 视角:RISC-V SPMP 规范正式批准,助力嵌入式安全飞跃发展
最新文章
SiFive 视角:RISC-V SPMP 规范正式批准,助力嵌入式安全飞跃发展
这项最新批准的 SPMP 功能专为增强运行实时操作系统(RTOS)的嵌入式系统中的内存保护而设计。SiFive 非常高兴能在这一进程中贡献力量,并将继续与整个生态系统保持合作,以完善 RISC-V 标准。我们坚信,SPMP 将在整个行业内获得快速普及。
为您介绍 SKL:SiFive 算子库
最新文章
为您介绍 SKL:SiFive 算子库
我们非常高兴地宣布推出 SiFive 算子库(SiFive Kernel Library,简称 SKL,发音为 “skill”)。这是一个开源的高性能计算例程集合,专为 RISC-V Vector ISA (RVV) 及其各种扩展(包括 SiFive 的矩阵引擎)进行了深度优化。
RISC-V EU Summit 2026: An Ecosystem Coming of Age
最新文章
RISC-V EU Summit 2026: An Ecosystem Coming of Age
I recently returned from the RISC-V Europe Summit 2026 in Bologna and, like many attendees, I came away energized by the announcements, the technical discussions and the sheer number of people building products around RISC-V.