获取来自领导者和RISC-V创始人的最新洞见

SiFive Blog 是您获取有关处理器IP、计算密度、芯片架构和创新突破最新消息的首选来源,无论是制造出色的可穿戴设备和消费电子产品,优化数据中心,还是构建下一代汽车。请经常查看,第一时间了解我们发布的最新内容。 

December 2018

SiFive - December 27, 2018

You Will Not Get Fired for Choosing RISC-V

Published by SemiWiki.

阅读更多

SiFive - December 18, 2018

Open Standards Work!

We are really excited to see Wave Computing announce the open MIPS ISA and R6 processor core. SiFive would like to congratulate and welcome MIPS to the open-source community with its MIPS Open Initiative. The addition of the MIPS 32 and 64-bit open ISA will provide more options freely available to SoC designers. The open-source processor community, based on the RISC-V ISA, is thriving, and the addition of MIPS underscores the fact that the world is indeed becoming more open. Open ISA enables chip designers, innovators and academics to explore and expand their designs. The ability to add extensions to the base ISA makes it an attractive option for applications requiring special configurations. Chip designers no longer have to settle for an off-the-shelf processor. SiFive RISC-V cores have enabled a high degree of customization, which our customers have loved and used to create designs at 1/3 the power and area versus other solutions.

阅读更多